



# AK7719B

## Low Power DSP for Voice and Audio Processing

### 1. General Description

The AK7719B is a highly integrated digital signal processor (DSP) with five digital interface ports. The built-in asynchronous sample rate converter (SRC) enables flexible connectivity in various system configurations. AKM's DSP core is optimized for both narrowband and wideband voice processing, as well as full bandwidth digital audio processing. An integrated clock generator for the DSP master clock eliminates the need for external clocks. The RAM-based DSP can be programmed for user requirements. The AK7719B is housed in a 30-pin CSP package. It is a very low power device, suitable for mobile applications.

### 2. Features

- **Embedded DSP**
  - Flexible programming with built-in program and data memories
  - Hardware accelerator
  - Word length: 24-bits (Data RAM 24-bit floating point)
  - Multiplier 20 x 20 → 40-bits (double precision available)
  - Divider 20 / 20 → 20-bits
  - ALU: 44-bit arithmetic operation (with 4-bit overflow margin)  
24-bit floating point arithmetic and logic operation
  - Program RAM: 4096w x 36-bits
  - Coefficient RAM: 2048w x 20-bits
  - Data RAM: 2048w x 24-bits (24-bit floating point)
  - Offset Register: 32w x 15-bits
  - Delay RAM: 16384w x 24-bits(24-bit floating point)
  - 5625 steps at 16kHz sampling rate, 1875 steps at 48kHz sampling rate
  - Internal clock generator
- **Audio Interface Format**
  - Left justified, PCM, I<sup>2</sup>S,
  - 16/24bit linear
  - Sampling rate 8kHz ~ 48kHz
  - Up/Down Sampling Rate Converter: Port#1 (8kHz ↔ 16kHz)
- **Asynchronous Sample Rate Converters**
- **μC I/F: I<sup>2</sup>C-Compatible, SPI**
- **Operational, Sleep and Power-down Modes**
- **Power Supply**
  - VDD (DSP Core): 1.2V ±0.1V
  - TVDD (PCM I/F): 1.6V ~ 3.6V
- **Operating Temperature Range: -40°C ~ 85°C**
- **Package: 30-Pin WL-CSP (2.94mm x 3.14mm, 0.5mm pitch)**
- **Power Consumption: 9.2mA (11mW) typ. (Narrowband Handset mode operation)**

<b>3. Table of Contents</b>
-----------------------------

1. General Description.....	1
2. Features .....	1
3. Table of Contents.....	2
4. Block Diagram.....	3
■ Block Diagram.....	3
■ DSP Block Diagram .....	4
5. Pin Configurations and Functions .....	5
■ Ordering Guide.....	5
■ Pin Layout .....	5
■ Pin Function .....	6
■ Handling of Unused Pins.....	7
■ Pin States in Power-down Mode .....	7
6. Absolute Maximum Ratings .....	8
7. Recommended Operation Condition .....	8
8. SRC Characteristics.....	9
9. DC Characteristics.....	9
10. Power Consumption .....	10
11. Filter Characteristics .....	11
■ SRC Block.....	11
12. Switching Characteristics .....	12
■ System Clock.....	12
■ Reset and Power-down .....	12
■ Serial Data Interface.....	12
■ Timing Diagram .....	13
■ $\mu$ P Interface (SPI Mode).....	15
■ I <sup>2</sup> C Bus Interface .....	17
15. Package.....	18
■ Material & Lead Finish .....	18
16. Marking .....	19
17. Revision History.....	19
<b>IMPORTANT NOTICE.....</b>	<b>20</b>

4. Block Diagram

■ Block Diagram




Figure 1. Block Diagram (SELSRC bit = "0")





Figure 2. Block Diagram (SELSRC bit = "1")

■ DSP Block Diagram




**5. Pin Configurations and Functions**

■ **Ordering Guide**

AK7719BECB  
AKD7719

-40 ~ +85°C 30-pin CSP (0.5mm pitch) Black type  
Evaluation board for AK7719B

■ **Pin Layout**



6	PDN	SDIN1	SDOUT1	BCLK1	SYNC1
5	VDD	BCLK3/ JX0	SDIN3	SDOUT3/ GP0	SYNC2
4	VSS	SYNC3/ JX1	TEST	SDOUT5	BCLK2
3	TVDD	I2C	SDIN4	SDOUT 4 /GP1/STO/ RDY	SDIN2
2	SI/CAD1	SCLK/ CAD0	CSN/ SCL	SO/SDA	SDOUT2
1	BCLK4	SYNC4	SDIN5	BCLK5	SYNC5
	A	B	C	D	E

**TOP View**

## ■ Pin Function

No.	Pin Name	I/O	Function
A5	VDD	-	Core Power Supply Pin 1.2V
A3	TVDD	-	I/O power Supply Pin 1.6~3.6V
A4	VSS	-	Ground Pin 0V
A6	PDN	I	Power-Down Mode Pin “H”: Power-up, “L”: Power-down, reset the control register. The AK7719B must be reset once upon power-up.
E6	SYNC1	I	Frame Sync 1 pin
D6	BCLK1	I	Serial Data Clock 1 Pin AK7719B goes into standby state when BCLK1 is not present.
B6	SDIN1	I	Serial Data Input 1 Pin
C6	SDOUT1	O	Serial Data Output 1 Pin
D3	SDOUT4	O	Serial Data Output 4 Pin (SELDO4[1:0] bits = “00”)
	GP1		DSP Programmable output 1 Pin (SELDO4[1:0] bits = “01”)
	STO		Status Output Pin (Active High) (SELDO4[1:0] bits = “10”)
	RDY		Data Write Ready output pin for control I/F (SELDO4[1:0] bits = “11”)
E5	SYNC2	I	Frame Sync 2 Pin (Internal Pull-down pin) (PT25N bit = “0”)
		O	Frame Sync 2 Pin (PT25N bit = “1”)
E4	BCLK2	I	Serial Data Clock 2 Pin (Internal Pull-down pin) (PT25N bit = “0”)
		O	Serial Data Clock 2 Pin (PT25N bit = “1”)
E3	SDIN2	I	Serial Data Input 2 Pin
E2	SDOUT2	O	Serial Data Output 2 Pin (“L” output at PORTSEL25 bit= “1”)
B4	SYNC3	I	Frame Sync 3 pin (SELSRC bit = “1”)
	JX1		Conditional Jump 1 Pin (SELSRC bit = “0”)
B5	BCLK3	I	Serial Data Clock 3 Pin (SELSRC bit = “1”)
	JX0		Conditional Jump 0 Pin (SELSRC bit = “0”)
C5	SDIN3	I	Serial Data Input 3 Pin
D5	SDOUT3	O	Serial Data Output 3 Pin (SELDO3 bit = “0”)
	GP0		DSP Programmable output 0 Pin (SELDO3 bit = “1”)
B1	SYNC4	I	Frame Sync 4 Pin
A1	BCLK4	I	Serial Data Clock 4 Pin
C3	SDIN4	I	Serial Data Input 4 Pin
E1	SYNC5	I	Frame Sync 5 Pin (Internal Pull-down pin) (PT25N bit = “0”)
		O	Frame Sync 5 Pin (PT25N bit = “1”)
D1	BCLK5	I	Serial Data Clock 5 Pin (Internal Pull-down pin) (PT25N bit = “0”)
		O	Serial Data Clock 5 Pin (PT25N bit = “1”)
C1	SDIN5	I	Serial Data Input 5 Pin
E4	SDOUT5	O	Serial Data Output 5 Pin (“L” output at PORTSEL25 bit= “0”)
B3	I2C	I	Control Interface Mode Select Pin “H”: I <sup>2</sup> C, “L”: SPI
B2	SCLK	I	Serial Clock Input pin SPI (I2C pin = “L”)
	CAD0		Slave Address 0 Input pin I <sup>2</sup> C (I2C pin = “H”)
C2	CSN	I	Chip select pin SPI (I2C pin = “L”)
	SCL		Control Interface clock input pin I <sup>2</sup> C (I2C pin = “H”)
D2	SO	O	Serial data output pin SPI (I2C pin = “L”)
	SDA		I/O Control Interface input/output acknowledge pin I <sup>2</sup> C (I2C pin = “H”)
A2	SI	I	Serial data input pin SPI (I2C pin = “L”)
	CAD1		Slave Address 1 Input pin I <sup>2</sup> C (I2C pin = “H”)
C4	TEST	I	Test pin (pull-down resistor) must be connected to VSS.

Note 1. All input pins must not be allowed to float.

Note 2. I<sup>2</sup>C and CAD0/1 pins must be fixed to “L” (VSS) or “H” (TVDD).

## ■ Handling of Unused Pins

Unused I/O pins must be connected appropriately:

Pin Name	Setting
,SDOUT3/GP0, SDOUT4/GP1/STO/RDY, SDOUT5	Leave Open
SYNC2, BCLK2, SYNC5, BCLK5 SYNC3/JX1, BCLK3/JX0, SDIN3, TEST SYNC4, BCLK4, SDIN4, SYNC5, BCLK5, SDIN5,	Connect to VSS.

## ■ Pin States in Power-down Mode

The table below shows pin states when the PDN pin= "L".

No.	Pin Name	I/O (Note 3)	Power Down Pin State
C6	SDOUT1	O	"L" Output
E5	SYNC2	I/O	Input (internal pull-down)
E4	BCLK2	I/O	Input (internal pull-down)
E1	SYNC5	I/O	Input (internal pull-down)
D1	BCLK5	I/O	Input (internal pull-down)
E2	SDOUT2	O	"L" Output
D5	SDOUT3	O	"L" Output
	GP0		
D3	SDOUT4	O	"L" Output
	GP1		
	STO		
	RDY		
D4	SDOUT5	O	"L" Output
D2	SO	O	SPI (I2C pin = "L") "L" Output
	SDA	I/O	I <sup>2</sup> C (I2C pin = "H") Hi-z

Note 3. Indicates the pin attribute.

## 6. Absolute Maximum Ratings

(VSS=0V; All voltages are with respect to ground.)

Parameter	Symbol	min	max	Unit
Power Supply Voltage (DSP Core)	VDD	-0.3	1.6	V
Power Supply Voltage (Digital I/O)	TVDD	-0.3	4.1	V
Input Current (except for power supply pins)	IIN	-	±10	mA
Input Voltage	VIND	-0.3	TVDD+0.3	V
Operating Ambient Temperature	Ta	-40	85	°C
Storage Temperature	Tstg	-65	150	°C

WARNING: Operation at or beyond these limits may result in permanent damage to the device.  
Normal operation is not guaranteed at these extremes.

## 7. Recommended Operation Condition

(VSS=0V; All voltages are with respect to ground.)

Parameter	Symbol	min	typ	max	Unit
Supply Voltage Range (DSP core)	VDD	1.1	1.2	1.3	V
Supply Voltage Range (I/Os)	TVDD	1.6	1.8	3.6	V

Note 4. The power-up sequence with VDD and TVDD is not critical. The PDN pin should be held “L” when power is supplied. The PDN pin is allowed to be “H” after all power supplies are applied and settled.  
Note 5. The external pull-up resistors at the SDA and SCL pins should be connected to TVDD voltage or less.

WARNING: AKM assumes no responsibility for the usage beyond the conditions in the datasheet.



### 8. SRC Characteristics

(Ta= -40°C~85°C; VDD=1.2V, TVDD=1.8V; VSS=0V; Signal Frequency = 1kHz, data = 24bit;  
Measurement Bandwidth = 20Hz~FSO/2kHz; unless otherwise specified.)

Parameter	Symbol	min	typ	max	Unit
Resolution				24	Bits
Input Sample Rate	FSI	8		48	kHz
Output Sample Rate	FSO	8		48	kHz
THD+N (Input= 1kHz, 0dBFS) FSO/FSI=48kHz/8kHz FSO/FSI=16kHz/48kHz FSO/FSI=8kHz/48kHz			-111 -113 -113	-103	dB dB dB
Dynamic Range (Input= 1kHz, -60dBFS) FSO/FSI=48kHz/8kHz FSO/FSI=16kHz/48kHz FSO/FSI=8kHz/48kHz		108	113 113 111		dB dB dB
Dynamic Range (Input= 1kHz, -60dBFS, A-weighted) FSO/FSI=8kHz/48kHz			110		dB dB
Ratio between Input and Output Sample Rate	FSO/FSI	0.167		6	-

### 9. DC Characteristics

(Ta= -40°C~85°C; VDD=1.2V, TVDD =1.6V~3.6V; VSS =0V)

Parameter	Symbol	min	typ	max	Unit
High level input voltage	$2.2V \leq TVDD \leq 3.6V$	$V_{IH}$	70%TVDD		V
	$1.6V \leq TVDD < 2.2V$	$V_{IH}$	80%TVDD		
Low level input voltage	$2.2V \leq TVDD \leq 3.6V$	$V_{IL}$		30%TVDD	V
	$1.6V \leq TVDD < 2.2V$	$V_{IL}$		20%TVDD	
High level input voltage $I_{out} = -200\mu A$ (Note 6)	$V_{OH}$	TVDD-0.2			V
Low level input voltage $I_{out} = 200\mu A$ (Note 6)	$V_{OL}$			0.2	V
SDA low level output voltage $I_{out} = 3mA$	$TVDD \geq 2.0V$	$V_{OL}$		0.4	V
	$TVDD < 2.0V$			20%TVDD	V
Input leak current	$I_{in}$			$\pm 10$	$\mu A$
Pull down resistance (Note 7)	$R_{pd}$		40		k $\Omega$

Note 6. Except for the SDA pin.

Note 7. The SYNC2, BCLK2, SYNC5 and BCLK5 pins are internally pulled-down (PDS2 bit = PDS5 bit= "0" (default)).

<b>10. Power Consumption</b>
------------------------------

(Ta=25°C; VSS =0V, unless otherwise specified.)

Parameter		min	typ	max	Unit	
<b>Power Supplies:</b>						
Power-Up (PDN pin = "H")						
Loopback mode (DSP reset mode, SRCA, B: Powe-down) Port1(fs=8kHz, I <sup>2</sup> S fin=1kHz, slave mode) to Port2(master mode)						
	VDD	VDD=1.2V	-	0.8	-	mA
	TVDD	TVDD=1.8V	-	0.6	-	mA
	Power Consumption		-	2.1	-	mW
All Circuit Power-up (Note 9) (DSP, SRC power-up running at Port#1: fs=8kHz, Port#2/4: fs=48kHz)						
	VDD	VDD=1.3V	-	-	36	mA
	TVDD	TVDD=3.6V	-	-	2	mA
	Power Consumption		-	-	54	mW
Power-Down state (PDN pin = "L"), (Note 8)						
	VDD	VDD=1.2V	-	2.4	8	μA
	TVDD	TVDD=1.8V	-	0.2	1	μA

Note 8. All digital input pins are fixed to TVDD or VSS.

Note 9. The current of VDD, TVDD changes depending on the system frequency and contents of the DSP program.

**11. Filter Characteristics**

■ SRC Block

( $T_a = -40^{\circ}\text{C} \sim 85^{\circ}\text{C}$ ,  $V_{DD} = 1.1\text{V} \sim 1.3\text{V}$ ,  $T_{VDD} = 1.6 \sim 3.6\text{V}$ ,  $V_{SS} = 0\text{V}$ )

Parameter		Symbol	min	typ	max	Unit
Passband -0.01dB	$0.980 \leq \text{FSO/FSI} \leq 6.000$	PB	0		$0.4583\text{FSI}$	kHz
	$0.900 \leq \text{FSO/FSI} < 0.990$	PB	0		$0.4167\text{FSI}$	kHz
	$0.533 \leq \text{FSO/FSI} < 0.909$	PB	0		$0.2182\text{FSI}$	kHz
	$0.490 \leq \text{FSO/FSI} < 0.539$	PB	0		$0.2177\text{FSI}$	kHz
	$0.450 \leq \text{FSO/FSI} < 0.495$	PB	0		$0.1948\text{FSI}$	kHz
	$0.225 \leq \text{FSO/FSI} < 0.455$	PB	0		$0.1312\text{FSI}$	kHz
Passband -0.50dB	$0.167 \leq \text{FSO/FSI} < 0.227$	PB	0		$0.0658\text{FSI}$	kHz
Stopband	$0.980 \leq \text{FSO/FSI} \leq 6.000$	SB	$0.5417\text{FSI}$			kHz
	$0.900 \leq \text{FSO/FSI} < 0.990$	SB	$0.5021\text{FSI}$			kHz
	$0.533 \leq \text{FSO/FSI} < 0.909$	SB	$0.2974\text{FSI}$			kHz
	$0.490 \leq \text{FSO/FSI} < 0.539$	SB	$0.2812\text{FSI}$			kHz
	$0.450 \leq \text{FSO/FSI} < 0.495$	SB	$0.2604\text{FSI}$			kHz
	$0.225 \leq \text{FSO/FSI} < 0.455$	SB	$0.1802\text{FSI}$			kHz
Passband Ripple	$0.225 \leq \text{FSO/FSI} \leq 6.000$	PR			$\pm 0.01$	dB
	$0.167 \leq \text{FSO/FSI} < 0.227$	PR			$\pm 0.50$	dB
Stopband Attenuation	$0.450 \leq \text{FSO/FSI} \leq 6.000$	SA		95.2		dB
	$0.167 \leq \text{FSO/FSI} < 0.455$	SA		90.0		dB
Group Delay (Note 10)		GD		$52.5 \times T_{si}$ $+ 9.5 \times T_{so}$		Sec

Note 10. Group delay is a calculated time from a rising edge of SYNC at the input to a rising edge of SYNC at the output.




Figure 3. SRC Filter Group Delay (Left Justified)

## 12. Switching Characteristics

### ■ System Clock

(Ta= -40°C ~ 85°C, VDD=1.2V, TVDD= 1.6V ~ 3.6V, VSS=0V); CL=20pF (except SDA pin) or 400pF (SDA pin); unless otherwise specified)

Parameter	Symbol	min	typ	max	Unit
<b>Normal Operation mode: SYNCx, BCLKx (x=1~5) Input Timing (Note 11)</b>					
Input Timing					
SYNCx frequency	fs	8		48	kHz
BCLKx Input Timing (Note 12)	fBCLK	256		4096	kHz
BCLKx Pulse width Low	tBCKL	0.4 x tBCLK			ns
BCLKx Pulse width High	tBCKH	0.4x tBCLK			ns

Note 11. SYNCx and BCLKx (x=1~5) should be synchronized and their sampling rates (fs) should be stable for each port.

Note 12. Required to meet the following expression:  $f_{BCLK} \geq 2 \text{ (Data length)} \times \text{SYNCx frequency}$ .

### ■ Reset and Power-down

(Ta= -40°C ~ 85°C, VDD=1.2V, TVDD= 1.6V ~ 3.6V, VSS=0V)

Parameter	Symbol	min	typ	max	Unit
PDN (Note 13)	tPDN	600			ns

Note 13. The AK7719B can be reset by bringing the PDN pin = "L" upon power-up.

### ■ Serial Data Interface

(Ta= -40°C ~ 85°C, TVDD= 1.6V ~ 3.6V, VSS=0V, CL=20pF)

Parameter	Symbols	min	typ	max	Unit
<b>SDINx, SDOUTx (x = 1~5) (x=2, 5: slave mode)</b>					
Delay Time from BCLKx "↑" to SYNCx "↑" (Note 14)	tBSYD	20			ns
Delay Time from SYNCx "↓" to BCLKx "↑" (Note 14)	tSYBD	100			ns
Serial Data Input Latch Setup Time	tB1IDS	40			ns
Serial Data Input Latch Hold Time	tB1IDH	40			ns
Delay Time from SYNC1 to Serial Data Output	tSY1OD			40	ns
Delay Time from BCLK1 "↓" to Serial Data Output (Note 15)	tB1OD			40	ns
<b>SDIN2/5, SDOUT2/5 (master mode)</b>					
SYNC2 Duty cycle			50		%
Serial Data Input Latch Setup Time	tB2IDS	40			ns
Serial Data Input Latch Hold Time	tB2IDH	40			ns
Delay Time from SYNC2 to Serial Data Outputs	tSY2OD			40	ns
Delay Time from BCLK2 "↓" to Serial Data Output (Note 16)	tB2OD			40	ns
<b>SDIN1 → SDOUT2/5, SDIN2/5 → SDOUT1</b>					
Delay Time in Loopback Mode (Note 17)	tIOD			60	ns

Note 14. When the polarity of BCLK1 is inverted, delay time is from BCLK1 "↓"

Note 15. When the polarity of BCLK1 is inverted, delay time is from BCLK1 "↑".

Note 16. When the polarity of BCLK2 is inverted, delay time is from BCLK2 "↑".

Note 17. When LPDO1 bit = "0", LPDO2 bit = "0"

■ Timing Diagram




Figure 4. System Clock (x=1~5)




Figure 5. Power-down




Figure 6. Serial Data Interface (x=1~5) (x=2, 5: slave mode)




Figure 7. Serial Data Interface (SDIN2/5, SDOUT2/5 master mode)




Figure 8. Serial Data Interface (x=1, y=2/5 or x=2/5, y=1: loopback mode)

■  $\mu$ P Interface (SPI Mode)

( $T_a = -40^\circ\text{C} \sim 85^\circ\text{C}$ ,  $V_{DD} = 1.2\text{V}$ ;  $TV_{DD} = 1.6 \sim 3.6\text{V}$ ,  $V_{SS} = 0\text{V}$ ;  $CL = 20\text{pF}$ )

Parameter	Symbol	min	typ	max	Unit
<b><math>\mu</math>P Interface Timing (SPI mode)</b>					
SCLK Fall Time	$t_{SF}$			30	ns
SCLK Rise Time	$t_{SR}$			30	ns
SCLK Frequency	$f_{SCLK}$			4.0	MHz
SCLK Low Level Width	$t_{SCLKL}$	120			ns
SCLK High Level Width	$t_{SCLKH}$	120			ns
CSN High Level Width	$t_{WRQH}$	500			ns
From CSN “ $\uparrow$ ” to PDN “ $\uparrow$ ”	$t_{RST1}$	600			ns
From PDN “ $\uparrow$ ” to CSN “ $\downarrow$ ”	$t_{IRRQ}$	100			$\mu\text{s}$
From CSN “ $\downarrow$ ” to SCLK “ $\downarrow$ ”	$t_{WSC}$	500			ns
From SCLK “ $\uparrow$ ” to CSN “ $\uparrow$ ”	$t_{SCW}$	800			ns
SI Latch Setup Time	$t_{SIS}$	100			ns
SI Latch Hold Time	$t_{SIH}$	100			ns
<b>AK7719B <math>\rightarrow</math> <math>\mu</math>P</b>					
Delay Time from SCLK “ $\downarrow$ ” to SO Output	$t_{SOS}$			100	ns
Hold Time from SCLK “ $\uparrow$ ” to SO Output (Note 18)	$t_{SOH}$	100			ns

Note 18. Except when input the eighth bit of the command code.




Figure 9.  $\mu$ P Interface 1 (SPI)




Figure 10.  $\mu$ P Interface 2 (SPI)




Figure 11.  $\mu$ P Interface 3 (SPI)



■ I<sup>2</sup>C Bus Interface

(Ta=-40°C~85°C, VDD=1.2V, VDD=1.6~3.6V, VSS =0V, CL=20pF)

Parameter	Symbol	min	typ	max	Unit
<b>I<sup>2</sup>C Timing</b>					
SCL clock frequency	fSCL	30		400	kHz
Bus Free Time Between Transmissions	tBUF	1.3			μs
Start Condition Hold Time (prior to first Clock pulse)	tHD:STA	0.6			μs
Clock Low Time	tLOW	1.3			μs
Clock High Time	tHIGH	0.6			μs
Setup Time for Repeated Start Condition	tSU:STA	0.6			μs
SDA Hold Time from SCL Falling	tHD:DAT	0		0.9	μs
SDA Setup Time from SCL Rising	tSU:DAT	0.1			μs
Rise Time of Both SDA and SCL Lines	tR			0.3	μs
Fall Time of Both SDA and SCL Lines	tF			0.3	μs
Setup Time for Stop Condition	tSU:STO	0.6			μs
Pulse Width of Spike Noise Suppressed by Input Filter	tSP	0		50	ns
Capacitive load on bus	Cb			400	pF

Note 19. I<sup>2</sup>C-bus is a trademark of NXP B.V.





Figure 12. I<sup>2</sup>C Bus Interface



**14. Marking**



XXXX: Date code (4 digit)

**15. Revision History**

Date (Y/M/D)	Revision	Reason	Page	Contents
13/11/01	00	First Edition		

Thank you for your access to AKM product information.  
More detail product information is available, please contact our  
sales office or authorized distributors.

#### IMPORTANT NOTICE

0. Asahi Kasei Microdevices Corporation (“AKM”) reserves the right to make changes to the information contained in this document without notice. When you consider any use or application of AKM product stipulated in this document (“Product”), please make inquiries the sales office of AKM or authorized distributors as to current status of the Products.
1. All information included in this document are provided only to illustrate the operation and application examples of AKM Products. AKM neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of AKM or any third party with respect to the information in this document. You are fully responsible for use of such information contained in this document in your product design or applications. **AKM ASSUMES NO LIABILITY FOR ANY LOSSES INCURRED BY YOU OR THIRD PARTIES ARISING FROM THE USE OF SUCH INFORMATION IN YOUR PRODUCT DESIGN OR APPLICATIONS.**
2. The Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact, including but not limited to, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for the above use unless specifically agreed by AKM in writing.
3. Though AKM works continually to improve the Product’s quality and reliability, you are responsible for complying with safety standards and for providing adequate designs and safeguards for your hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of the Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption.
4. Do not use or otherwise make available the Product or related technology or any information contained in this document for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). When exporting the Products or related technology or any information contained in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. The Products and related technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
5. Please contact AKM sales representative for details as to environmental matters such as the RoHS compatibility of the Product. Please use the Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. AKM assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.
6. Resale of the Product with provisions different from the statement and/or technical features set forth in this document shall immediately void any warranty granted by AKM for the Product and shall not create or extend in any manner whatsoever, any liability of AKM.
7. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of AKM.