



AKD4115-A

AK4115 Evaluation Board Rev.4

GENERAL DESCRIPTION

AKD4115-A is the evaluation board for AK4115, 192 kHz digital audio transceiver. This board has cannon connector (XLR), and BNC connectors to interface with other digital audio equipment.

■ Ordering guide

AKD4115-A --- Evaluation board for AK4115
(Control software is included in this package.)

FUNCTION

□ Digital interface

-S/PDIF:

- 8 channel input (BNC or XLR)
- 2 channel output (BNC or XLR)

- Serial audio data interface:

- 1 input (for DIT data input. 10-pin port)
- 1 output (for DIR data output. 10-pin port)

-B, C, U and V bit:

- 1 input/output port (10-pin port)

□ Serial control data I/F

- 1 input/output port (10-pin port)




Figure 1. AKD4115-A Block Diagram

Note 1. Circuit diagram and PCB layout are attached at the end of this manual.

Evaluation Board Manual

■ **Operating sequence**

(1) **Set up the power supply lines.**

- [+ 5V] (Red) = 5V
- [GND] (Black) = 0V

Each supply line should be distributed from the power supply unit.

(2) **Set-up the evaluation mode and jumper pins.** (Refer to the following item.)


(3) **Connect cables.** (Refer to the following item.)

(4) **Power on.**

The AK4115 should be reset once bringing PDN (SW2) “L” upon power-up.

■ **Evaluation modes**

(1) Evaluation for DIR



The DIR generates MCLK, BICK, LRCK and SDATA from the received data through BNC connector or cannon connector(XLR). The AKD4115 can be connected with the AKM’s DAC evaluation board via 10-pin cable.

a. Set-up of Bi-phase Input

RXP0/RXN0 and RX1-7 should not select BNC at the same time.

a-1. RXP0/RXN0

Connector	JP2(RXP0)	JP3(RXN0)
XLR (J1)	XLR	XLR
BNC (J2)	BNC	BNC

Table 1. Set-up of RXP0/RXN0

a-2. RX1, 2, 3, 4, 5, 6, and 7 can be inputted from a BNC (J2) connector only.

Only RX1, RX2 and RX 3 can be used in parallel mode. The jumper which selects the Rx channel should be Short.

Input	RX1	RX2	RX3	RX4	RX5	RX6	RX7
JP	JP4	JP5	JP6	JP7	JP8	JP9	JP10
	Short	Short	Short	RX4	RX5	RX6	RX7

Table 2. Set-up of RX1, 2, 3, 4, 5, 6 and 7

a-3. Set-up of AK4115 input path

In Parallel Mode you will need to use SW1_1 and SW1_5.
 In Serial Mode you will need to use IPS2-0 bits.

-	IPS1 pin (SW1_5)	IPS0 pin (SW1_1)	INPUT Data	Default
IPS2 bit	IPS1 bit	IPS0 bit		
0	0	0	RX0	
0	0	1	RX1	
0	1	0	RX2	
0	1	1	RX3	
1	0	0	RX4	
1	0	1	RX5	
1	1	0	RX6	
1	1	1	RX7	

(In parallel mode, IPS2 is fixed to "0")

Table 3. Recovery Data Select

b. Set-up of clock input and output

The signal level outputted/inputted from PORT2 is 3.3V.




Figure 2. PORT2 pin layout

b-1. MCKO1/MCKO2

The output of MCKO1 pin or MCKO2 pin can be selected by JP12. The output frequency of MCKO1/MCKO2 is selected by OCKS 1-0.

Output signal	JP12	Default
MCKO1	MCKO1	
MCKO2	MCKO2	

Table 4. MCKO1/MCKO2 set-up

OCKS1 pin (SW3_2)	OCKS0 pin (SW3_3)	(X'tal)	MCKO1	MCKO2	fs (max)	Default
OCKS1 bit	OCKS0 bit					
0	0	256fs	256fs	256fs	96 kHz	
0	1	256fs	256fs	128fs	96 kHz	
1	0	512fs	512fs	256fs	48 kHz	
1	1	128fs	128fs	64fs	192 kHz	

Table 5. Master Clock Frequency Select

b-2. Set-up of BICK and LRCK input and output

Please select SW 3_7 (DIR_I/O) according to the setup of audio format of AK4115.

Audio format	SW3_7 (DIR_I/O)
Slave mode	0
Master mode	1

Default

Table 6. DIR_I/O set-up

c. Set-up of Audio format

It sets up by SW 1_2 and SW 1_3 in parallel mode. Please set up DIF2-0 bit and AES3 bit in serial mode.

Mode	DIF1 pin (SW1_3)	DIF0 pin (SW1_2)	DAUX	SDTO	LRCK		BICK	
						I/O		I/O
4	0	0	24bit, Left justified	24bit, Left justified	H/L	O	64fs	O
5	0	1	24bit, I ² S	24bit, I ² S	L/H	O	64fs	O
6	1	0	24bit, Left justified	24bit, Left justified	H/L	I	64-128fs	I
7	1	1	24bit, I ² S	24bit, I ² S	L/H	I	64-128fs	I

Table 7. Audio format in parallel mode

Mode	AES3 bit	DIF2 bit	DIF1 bit	DIF0 bit	DAUX	SDTO	LR	I/O	BICK	I/O
							CK			
0	0	0	0	0	24bit, Left justified	16bit, Right justified	H/L	O	64fs	O
1	0	0	0	1	24bit, Left justified	18bit, Right justified	H/L	O	64fs	O
2	0	0	1	0	24bit, Left justified	20bit, Right justified	H/L	O	64fs	O
3	0	0	1	1	24bit, Left justified	24bit, Right justified	H/L	O	64fs	O
4	0	1	0	0	24bit, Left justified	24bit, Left justified	H/L	O	64fs	O
5	0	1	0	1	24bit, I ² S	24bit, I ² S	L/H	O	64fs	O
6	0	1	1	0	24bit, Left justified	24bit, Left justified	H/L	I	64-128fs	I
7	0	1	1	1	24bit, I ² S	24bit, I ² S	L/H	I	64-128fs	I
8	1	0	0	0	24bit, Left justified	AES3 Mode	H/L	O	64fs	O
9	1	0	0	1	AES3 Mode	AES3 Mode	H/L	O	64fs	O

Default

Table 8. Audio format in serial mode

d. Set-up of CM1 and CM0

The operation mode of PLL is selected by CM1 and CM0. In parallel mode, it can be selected by SW3_4, SW3_1 and JP18. In serial mode, it can be selected by PSEL bit and CM1-0 bits.

PSEL pin (SW3_4)	CM1 pin (SW3_1)	CM0 pin (JP18)	(UNLOCK)	PLL	X'tal	Clock source	SDTO source	Default
PSEL bit	CM1 bit	CM0 bit						
0	0	0	-	ON	ON (Note 2)	PLL (RX)	RX	
0	0	1	-	OFF	ON	X'tal	DAUX	
0	1	0	0	ON	ON	PLL (RX)	RX	
			1	ON	ON	X'tal	DAUX	
0	1	1	-	ON	ON	X'tal	DAUX	
1	0	0	-	ON	ON (Note 2)	PLL (ELRCK)	DAUX	
1	0	1	-	OFF	ON	X'tal	DAUX	
1	1	0	0	ON	ON	PLL (ELRCK)	DAUX	
			1	ON	ON	X'tal	DAUX	


ON: Oscillation (Power-up), OFF: STOP (Power-Down)

Note 2. When the X'tal is not used as clock comparison for fs detection (XTL0, 1= "1,1"), the X'tal is OFF.

Table 9. Clock Operation Mode Select


(2) Evaluation for DIT

1. Synchronous mode



MCLK, BICK and LRCK are connected to the PORT2 (DIR), and DAUX is connected to the PORT5 (DIT).

2. Asynchronous mode



MCLK, BICK, LRCK and DAUX are connected to the PORT5 (DIT).

a. Set-up of a Bi-phase output signal

TX0 and TXP1/TXN1 should not select a BNC connector at the same time.

a-1. This mode is fixed to DAUX in parallel mode. In serial mode, the data outputted from TXP1/TXN1 can be selected by OPS12-10 bit and DIT bit.

Connector	JP19 (TXP1)	JP14 (TXN1)
XLR (J3)	XLR	XLR
BNC (J4)	BNC	BNC

Table 10. Set-up of TXP1/TXN1

a-2. As for TX0, only the loop back mode of RX corresponds. This mode is fixed to RX0 in parallel mode. In serial mode, it can be selected by OPS02-00 bits.

Connector	JP13 (TX0)	JP19 (TXP1)	JP14 (TXN1)
BNC (J4)	BNC	Open	BNC

Table 11. Set-up of TX0

b. Set-up of clock input and output

b-1. In the case of synchronous mode (ASYNC bit="0" or Parallel mode)

The used signals are MCKO1, MCKO2, LRCK, BICK, ELRCK and DAUX.
 The signal level outputted and inputted from PORT2 and PORT5 is 3.3V.

Clock	PORT
MCLK	PORT2
BICK	PORT2
LRCK	PORT2
DAUX	PORT5
ELRCK	PORT5(LRCK)

Table 12. Clock input and output

b-1-1. MCKO1/MCKO2

The output of MCKO1 pin or MCKO2 pin can be selected by JP12. The output frequency of MCKO1/MCKO2 sets up by OCKS 1-0.

Output signal	JP12	JP15	JP11	
MCKO1	MCKO1	MCKO	MCKO1	Default
MCKO2	MCKO2	MCKO	MCKO2	

Table 13. Selection of MCKO1/MCKO2

OCKS1 pin (SW3_2)	OCKS0 pin (SW3_3)	(X'tal)	MCKO1	MCKO2	fs (max)	Default
OCKS1 bit	OCKS0 bit					
0	0	256fs	256fs	256fs	96 kHz	
0	1	256fs	256fs	128fs	96 kHz	
1	0	512fs	512fs	256fs	48 kHz	
1	1	128fs	128fs	64fs	192 kHz	

Table 14. Master Clock Frequency Select

b-1-2. Set-up of BICK and LRCK input and output

Please select SW 3_7 (DIR_I/O) according the setup of audio format of AK4115.

Audio format	SW3_7 (DIR_I/O)	
Slave mode	0	Default
Master mode	1	

Table 15. Set-up DIR_I/O

b-1-3. A set up of ELRCK

As a reference clock of PLL, when using ELRCK clock, it inputs from PORT5 (LRCK).

	JP16	JP17	
When inputting by AC coupling	AC	AC	Default
When inputting by CMOS level	DC	DC	

Table 16. Set-up of ELRCK input

b-2. In the case of the asynchronous mode (ASYNC bit= "1", this mode is supported in serial mode.)

The used signals are EMCK, X'tal, EBICK, ELRCK, and DAUX. These signal levels outputted / inputted from PORT5 is 3.3V.

Clock	PORT
MCLK	PORT5
BICK	PORT5
LRCK	PORT5
DAUX	PORT5
ELRCK	PORT5

Table 17. Clock input and output

b-2-1. Set-up of Master clock

When EMCK is used

Output signal	MSEL bit	JP15
EMCK	1	EMCK

Table 18. Selection of EMCK

When X'tal is used as master clock

Output signal	JP12	JP15	JP11
MCKO1	MCKO1	MCKO	MCKO1
MCKO2	MCKO2	MCKO	MCKO2

Table 19. Selection of MCKO1/MCKO2

b-2-2. Setup of BICK and LRCK input and output

Please set up SW 3_8 (DIT_I/O) according to the setup of audio format of AK4115. JP16 and 17 are fixed to the "DC" side.

Audio format	SW3_8 (DIT_I/O)	
Slave mode	0	Default
Master mode	1	

Table 20. DIT_I/O set-up

c. Set-up of audio data format

c-1. In case of synchronous mode.

Please refer to Table 7 or Table 8.

c-2. In case of asynchronous mode

Mode	EDIF1 bit	EDIF0 bit	DAUX	ELRCK		EBICK	
					I/O		I/O
4	0	0	24bit, Left justified	H/L	O	64fs	O
5	0	1	24bit, I ² S	L/H	O	64fs	O
6	1	0	24bit, Left justified	H/L	I	64-128fs	I
7	1	1	24bit, I ² S	L/H	I	64-128fs	I

Default

Table 21. Audio data format in asynchronous mode

d. Set-up of PSEL, CM1 and CM0

d-1. In case of synchronous mode.

Please refer to Table 9.

d-2. In case of asynchronous mode

CM1 bit	CM0 bit	UNLOCK	PLL	X'tal	RX			TX	
					Clock source	Clock I/O	SDTO	Clock source	Clock I/O
0	0	-	ON	ON (Note 3)	PLL (RX)	Note 4	RX	X'tal or EMCK (Note 6)	Note 5
0	1	-	OFF	ON	X'tal	Note 4	“L”	X'tal or EMCK	Note 5
1	0	0	ON	ON	PLL (RX)	Note 4	RX	X'tal or EMCK	Note 5
		1	ON	ON	X'tal	Note 4	“L”	X'tal or EMCK	Note 5
1	1	-	ON	ON	X'tal	Note 4	“L”	X'tal or EMCK	Note 5

Default

ON: Oscillation (Power-up), OFF: STOP (Power-Down)

Note 3. When the X'tal is not used as clock comparison for sampling frequency detection (i.e. XTL1, 0 = “1, 1”), the X'tal is OFF.

Note 4. MCKO1/2, BICK, LRCK

Note 5. EMCK or X'tal, EBICK, ELRCK, DAUX

Note 6. When X'tal is OFF, the clock source supports EMCK only.

Table 22. Clock Operation Mode Select

■ B, C, U, V Inputs and output

B (block start), C (channel status), U (user data) and V (validity) are inputted via 10pin header (PORT3: BCUV). When BCU_IO bit is set to “1”, they are input signals. And when BCU_IO bit is set to “0”, they are output signals. In parallel mode, they are fixed to output signals. Pin arrangement of PORT3 has become like Figure 3.




Figure 3. PORT3 pin layout

■ Serial control

The AK4115 can be controlled via the printer port (parallel port) of IBM-AT compatible PC. Connect the included 10pin cable to PORT6 (uP-I/F) of the AKD4115-A. Take care of the direction of connector. There is a mark at pin#1. And the pin layout of PORT6 is as Figure 4 shows.

Mode	SW1_5	JP18
4 wire Serial	L	[CDTO/CM0=H] is Short.
IIC	H	[SDA] and [CM0=L] are Short. (Note 7)

Table 23. Set-up of Parallel mode and Serial mode

Note 7. In IIC mode, the chip address is fixed to “01”.




Figure 4. PORT6 pin layout

The evaluation board also includes control software and a software operation procedure is included in the evaluation board manual.

■ Toggle switch set-up

SW2	PDN	Reset switch for AK4115. Set to “H” during normal operation. Bring to “L” once after the power is supplied.
-----	-----	---

■ LED indication

LE1	INT0	Bright when INT0 pin goes to “H”.
LE2	INT1	Bright when INT1 pin goes to “H”.

■ DIP switch (SW1) set-up: -off- means “L”

No.	Switch Name	Function	Default
1	IPS0	Set-up of IPS0 pin. (in parallel mode)	OFF
2	DIF0	Set-up of DIF0 pin. (in parallel mode)	OFF
3	DIF1	Set-up of DIF1 pin. (in parallel mode)	OFF
4	XSEL	Set-up of XSEL pin. (in parallel mode) “L”: X’tal 1, “H”: X’tal 2	OFF
5	IPS1/IIC	Set-up of IPS1 pin. (in parallel mode) Set-up of IIC pin. (in serial mode) “L”: 4 wire Serial, “H”: IIC	OFF
6	P/SN	Set-up of P/SN pin. “L”: Serial mode, “H”: parallel mode	OFF
7	TEST	Set-up of TEST pin. (always “OFF”)	OFF
8	ACKS	Set-up of ACKS pin. (in parallel mode) “L”: Manual Setting, “H”: Auto Setting	OFF

Table 24. SW1 setting

■ DIP switch (SW3) set-up: -off- means “L”

No.	Switch Name	Function	Default
1	CM1	Set-up of CM1 pin. (in parallel mode)	OFF
2	OCKS1	Set-up of OCKS1 pin. (in parallel mode)	OFF
3	OCKS0	Set-up of OCKS0 pin. (in parallel mode)	OFF
4	PSEL	Set-up of PSEL pin. (in parallel mode) ”L”: S/PDIF Input, “H”: ELRCK Input Clock	OFF
5	XTL0	Set-up of XTL0 pin.	OFF
6	XTL1	Set-up of XTL1 pin.	OFF
7	DIR_I/O	Setting the transmission direction of BICK and LRCK of the PORT2. “L”: When inputting from PORT2, “H”: When outputting from PORT2	ON
8	DIT_I/O	Setting the transmission direction of BICK and LRCK of the PORT5. “L”: When inputting from PORT5, “H”: When outputting from PORT5.	OFF

Table 25. SW3 setting

■ Set-up of XSEL, XTL1 and XTL0



SW1_4	Status	
XSEL	X’tal #1	X’tal #2
0	Power-Up	Power-Down
1	Power-Down	Power-Up

Table 26. Setting of X’tal oscillator

SW3_6	SW3_5	X’tal Frequency		Default
XTL1	XTL0	X’tal #1	X’tal #2	
0	0	11.2896MHz	12.288MHz	
0	1	12.288MHz	11.2896MHz	
1	0	24.576MHz	22.5792MHz	
1	1	(Use channel status)		

Table 27. Reference X’tal frequency

■ Jumper set up.

No.	Jumper Name	Function
1	D3V/VD	Selection the power supply of digital logic circuit. D3V : +3.3V input. < Default > VD : +5.0V input.
2	RXP0	Set-up of RXP0 input circuit. OPT : Not to use. XLR : XLR BNC : BNC < Default >
3	RXN0	Set-up of RXP0 input circuit. XLR : XLR BNC : BNC < Default >
4,5,6	RX1-3	Set-up of RX1-3 input circuit. Only for the Rx input you want to use, set the jumper pin to "short".
7,8,9,10	RX4-7	RX4-7 set-up depending serial/parallel mode RX4-7 : Serial mode < Default > Only for the Rx input you want to use, set the jumper pin to "short". DIF2-0,IPS0 : Parallel mode
11,12	DIR MCLK , DIT MCLK	MCKO set-up for PORT5(DIT) and PORT2(DIR) MCKO1 : MCKO1 of AK4115 < Default > MCKO2 : MCKO2 of AK4115
13	TX0 (Note 8)	Set-up of TX0 output circuit. OPT : Not to use. BNC : BNC Open : When using TX1 output. < Default >
14	TXN1	Set-up of TXN1 output circuit. XLR : XLR BNC : BNC < Default >
15	MCLK	MCLK input output selection of PORT5 (DIT). MCKO : MCKO EMCK : EMCK < Default >
16,17	ELRCK	Set-up of ELRCK input signal. AC : AC DC : DC < Default >
18	SDA/CDTO	Set-up of SDA/CDTO pin. 4 wire serial < Default > 
		IIC 
19	TXP1 (Note 8)	Set-up of TXP1 input circuit. OPT : Not to use. XLR : XLR BNC : BNC < Default >

Note 8. JP13 and JP19 should be exclusive.

Control Software Manual

■ Set-up of evaluation board and control software

1. Set up the AKD4115-A according to previous term.
2. Connect IBM-AT compatible PC with AKD4115-A by 10-line type flat cable (packed with AKD4115-A). Take care of the direction of 10pin header. (Please install the driver in the CD-ROM when this control software is used on Windows 2000/XP. Please refer "Installation Manual of Control Software Driver by AKM device control software". In case of Windows95/98/ME, this installation is not needed. This control software does not operate on Windows NT.)
3. Insert the CD-ROM labeled "AKD4115-A Evaluation Kit" into the CD-ROM drive.
4. Access the CD-ROM drive and double-click the icon of "akd4115-a.exe" to set up the control program.
5. Then please evaluate according to the follows.

■ Operation flow

Keep the following flow.

1. Set up the control program according to explanation above.
2. Click "Port Reset" button.
3. Click "Write default" button

■ Explanation of each buttons

[Port Reset] :	Set up the USB interface board (AKDUSBIF-B) .
[Write default] :	Initialize the register of AK4115.
[All Write] :	Write all registers that is currently displayed.
[Function1] :	Dialog to write data by keyboard operation.
[Function2] :	Dialog to write data by keyboard operation.
[Function3] :	The sequence of register setting can be set and executed.
[Function4] :	The sequence that is created on [Function3] can be assigned to buttons and executed.
[Function5] :	The register setting that is created by [SAVE] function on main window can be assigned to buttons and executed.
[SAVE] :	Save the current register setting.
[OPEN] :	Write the saved values to all register.
[Write] :	Dialog to write data by mouse operation.

■ Indication of data

Input data is indicated on the register map. Red letter indicates "H" or "1" and blue one indicates "L" or "0".

■ Explanation of each dialog

1. [Write Dialog]: Dialog to write data by mouse operation

There are dialogs corresponding to each register.

Click the [Write] button corresponding to each register to set up the dialog. If you check the check box, data becomes “H” or “1”. If not, “L” or “0”.

If you want to write the input data to the AK4115, click [OK] button. If not, click [Cancel] button.

2. [Function1 Dialog]: Dialog to write data by keyboard operation

Address Box: Input registers address in 2 figures of hexadecimal.

Data Box: Input registers data in 2 figures of hexadecimal.

If you want to write the input data to the AK4115, click [OK] button. If not, click [Cancel] button.

3. [Function2 Dialog]: Dialog to evaluate volume

Address Box: Input registers address in 2 figures of hexadecimal.

Start Data Box: Input starts data in 2 figures of hexadecimal.

End Data Box: Input end data in 2 figures of hexadecimal.

Interval Box: Data is written to the AK4115 by this interval.

Step Box: Data changes by this step.

Mode Select Box:

If you check this check box, data reaches end data, and returns to start data.

[Example] Start Data = 00, End Data = 09

Data flow: 00 01 02 03 04 05 06 07 08 09 09 08 07 06 05 04 03 02 01 00

If you do not check this check box, data reaches end data, but does not return to start data.

[Example] Start Data = 00, End Data = 09

Data flow: 00 01 02 03 04 05 06 07 08 09

If you want to write the input data to the AK4115, click [OK] button. If not, click [Cancel] button.

4. [SAVE] and [OPEN]

4-1. [SAVE]

All of current register setting values displayed on the main window are saved to the file. The extension of file name is “akr”.

<Operation flow>

- (1) Click [SAVE] Button.
- (2) Set the file name and click [SAVE] Button. The extension of file name is “akr”.

4-2. [OPEN]

The register setting values saved by [SAVE] are written to the AK4115. The file type is the same as [SAVE].

<Operation flow>

- (1) Click [OPEN] Button.
- (2) Select the file (*.akr) and Click [OPEN] Button.

5. [Function3 Dialog]

The sequence of register setting can be set and executed.

- (1) Click [F3] Button.
- (2) Set the control sequence.
Set the address, Data and Interval time. Set “-1” to the address of the step where the sequence should be paused.
- (3) Click [START] button. Then this sequence is executed.

The sequence is paused at the step of Interval="-1". Click [START] button, the sequence restarts from the paused step.

This sequence can be saved and opened by [SAVE] and [OPEN] button on the Function3 window. The extension of file name is “aks”.

	Address	Data	Interval		Address	Data	Interval
1	-1	H 0	H 0 ms	16	-1	H 0	H 0 ms
2	-1	H 0	H 0 ms	17	-1	H 0	H 0 ms
3	-1	H 0	H 0 ms	18	-1	H 0	H 0 ms
4	-1	H 0	H 0 ms	19	-1	H 0	H 0 ms
5	-1	H 0	H 0 ms	20	-1	H 0	H 0 ms
6	-1	H 0	H 0 ms	21	-1	H 0	H 0 ms
7	-1	H 0	H 0 ms	22	-1	H 0	H 0 ms
8	-1	H 0	H 0 ms	23	-1	H 0	H 0 ms
9	-1	H 0	H 0 ms	24	-1	H 0	H 0 ms
10	-1	H 0	H 0 ms	25	-1	H 0	H 0 ms
11	-1	H 0	H 0 ms				
12	-1	H 0	H 0 ms				
13	-1	H 0	H 0 ms				
14	-1	H 0	H 0 ms				
15	-1	H 0	H 0 ms				

Start Step:

Buttons: START, Help, Save, OPEN, Close

Figure 5. Window of [F3]

6. [Function4 Dialog]

The sequence file (*.aks) saved by [Function3] can be listed up to 10 files, assigned to buttons and then executed. When [F4] button is clicked, the window as shown in Figure 6 opens.




Figure 6. [F4] window

6-1. [OPEN] buttons on left side and [START] buttons

(1) Click [OPEN] button and select the sequence file (*.aks) saved by [Function3].

The sequence file name is displayed as shown in Figure 7. (In case that the selected sequence file name is "DAC_Stereo_ON.aks")




Figure 7. [F4] window(2)

(2) Click [START] button, then the sequence is executed.

6-2. [SAVE] and [OPEN] buttons on right side

[SAVE] : The name assign of sequence file displayed on [Function4] window can be saved to the file. The extension of the file is "*.ak4".

[OPEN] : The name assign of sequence file(*.ak4) saved by [SAVE] is loaded.

6-3. Note

- (1) This function doesn't support the pause function of sequence function.
- (2) All files used by [SAVE] and [OPEN] function on right side need to be in the same folder.
- (3) When the sequence is changed in [Function3], the sequence file (*.aks) should be loaded again in order to reflect the change.

7. [Function5 Dialog]

The register setting file (*.akr) saved by [SAVE] function on main window can be listed up to 10 files, assigned to buttons and then executed. When [F5] button is clicked, the window as shown in Figure 8 opens.




Figure 8. [F5] window

7-1. [OPEN] buttons on left side and [WRITE] button

(1) Click [OPEN] button and select the register setting file (*.akr).

The register setting file name is displayed as shown in Figure 9.

(2) Click [WRITE] button, then the register setting is executed.




Figure 9. [F5] windows(2)

7-2. [SAVE] and [OPEN] buttons on right side

[SAVE] : The name assign of register setting file displayed on [Function5] window can be saved to the file. The file name is “*.ak5”.

[OPEN] : The file extension assignment of the register setting file(*.ak5) saved by [SAVE] is loaded.

7-3. Note


- (1) All files used by [SAVE] and [OPEN] function on right side need to be in the same folder.
- (2) When the register setting is changed by [SAVE] Button on the main window, the register setting file (*.akr) should be loaded again in order to reflect the change.

Revision History

Date (YY/MM/DD)	Manual Revision	Board Revision	Reason	Contents
04/12/08	KM076400	0	First edition	
06/02/15	KM076401	1	Modification	Circuit diagram was changed (page 1/3). The R61 changed from 15kΩ to 10kΩ.
06/06/15	KM076402	2	Add the explanation	P13 “Instruction for use” was added.
			Change control software	Control software was updated: 1.0 → 3.0 Control software manual was changed: P13-14 → P14-21
			Error Correct	P10 SW_6 → SW_5 CDTO/CM0=“H” → CDTO/CM0=“H” (Short) SDA and CM0=“L” → SDA (Short) CM0=“L” (Short)
06/08/10	KM076403	3	Change device Revision	AK4115: Rev. C → Rev. D
			Delete the explanation	P13 “Instruction for use” was deleted.
			Change control software	Control software was updated: 3.0 → 4.0
17/04/18	KM076404	4	Change	Circuit diagram was changed. PORT1, PORT4 : “Mount” -> “Unmount” Block diagram was changed. Jumper set up was changed.


IMPORTANT NOTICE

0. Asahi Kasei Microdevices Corporation (“AKM”) reserves the right to make changes to the information contained in this document without notice. When you consider any use or application of AKM product stipulated in this document (“Product”), please make inquiries the sales office of AKM or authorized distributors as to current status of the Products.
1. All information included in this document are provided only to illustrate the operation and application examples of AKM Products. AKM neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of AKM or any third party with respect to the information in this document. You are fully responsible for use of such information contained in this document in your product design or applications. **AKM ASSUMES NO LIABILITY FOR ANY LOSSES INCURRED BY YOU OR THIRD PARTIES ARISING FROM THE USE OF SUCH INFORMATION IN YOUR PRODUCT DESIGN OR APPLICATIONS.**
2. The Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact, including but not limited to, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for the above use unless specifically agreed by AKM in writing.
3. Though AKM works continually to improve the Product’s quality and reliability, you are responsible for complying with safety standards and for providing adequate designs and safeguards for your hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of the Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption.
4. Do not use or otherwise make available the Product or related technology or any information contained in this document for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). When exporting the Products or related technology or any information contained in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. The Products and related technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
5. Please contact AKM sales representative for details as to environmental matters such as the RoHS compatibility of the Product. Please use the Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. AKM assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.
6. Resale of the Product with provisions different from the statement and/or technical features set forth in this document shall immediately void any warranty granted by AKM for the Product and shall not create or extend in any manner whatsoever, any liability of AKM.
7. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of AKM.




AK4115


Title			AKD4115		
Size	Document Number				Rev
A3	SUB				4
Date:	Monday, February 27, 2017		Sheet	1 of 3	





Title			AKD4115-A		
Size	Document Number				Rev
A3	MAIN1				4
Date:	Monday, February 27, 2017		Sheet	2	of 3




Title			AKD4115-A		
Size	Document Number				Rev
A3	MAIN2				4
Date:	Monday, February 27, 2017		Sheet	3 of 3	









AKD4115-A SUB L1_SILK







AKD4115-A L1



AKD413-A 13





AKD4112-A LS_SILK