FAQ

Digital Audio Interfaces

Digital Audio Interfaces

[Q0082]
・What is the difference between Master Clock Operation Mode 0 and Mode 2 of the Digital Audio Receiver products line?
A.
・PLL clock source when RX input is stopped (UNLOCK state) is different.
Mode 0: PLL is operated on free running clock.
Mode 2: PLL is operated by an external XTAL clock.
Was it helpful?
Yes
No
Thank you We will reflect your opinion on the improvement of the web content.
[Q0083]
・Can the AK4118A accept DoP format signals?
A.
・Yes, it can. DoP data can be transferred without any change in format.
Was it helpful?
Yes
No
Thank you We will reflect your opinion on the improvement of the web content.
[Q0084]
・What is the output signal of Audio I/F if there is no input signal to the receiver input channels (RX)?
A.
・The PLL in the clock recovery block will be in Unlock state if there is no input signal or the input signal does not support S/PDIF format. 
 In Clock Mode 0 (CM[1:0] = 00) the device outputs as free running clock on the Audio I/F (MCLK01 ~= 1.5MHz ~ 5MHz). 
 In Clock Mode 2 (CM[1:0] = 10) the device will output the clock according to the clock input to the XTI pin.
Was it helpful?
Yes
No
Thank you We will reflect your opinion on the improvement of the web content.
[Q0085]
・If exactly the same signals are input to the two AK4115's that are used in the same system, will a phase shift occur between DIT output and Audio I/F output of each devices?
A.
・Since the internal timing depends on the external input (RX, Audio I/F for TX) signal, the phase shift between two devices does not occur at the the receiving part (RX) and the transmitting part (TX).
Was it helpful?
Yes
No
Thank you We will reflect your opinion on the improvement of the web content.
[Q0086]
・When RX and TX path in the AK4115 are operated in asynchronous mode at the same time, are B, C, U signals for RX path outputted?
A.
・In the case that the AK4115 operates in the asynchronous mode (ASYNC bit = "1"), DIT function periodically becomes abnormal if the B, C, U pins are set as output (BCU_IO bit = 1, BCU bit = 1). 
On the other hand, the DIR operates normally. 
To realize simultaneous operation with DIR and DIT,
(1) the B, C, U pins should be configured to input setting (BCU_IO bit = 0),
 or 
(2) set the B, C, U pins to low output setting (BCU bit=0).
The B, C, U pins cannot be used for Block-Start, Channel Status and User Data Monitoring functions of the DIR on this setting.
Was it helpful?
Yes
No
Thank you We will reflect your opinion on the improvement of the web content.